forked from VLSI-EDA/PoC
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathDefault.ucf
13 lines (13 loc) · 892 Bytes
/
Default.ucf
1
2
3
4
5
6
7
8
9
10
11
12
13
## =============================================================================================================================================================
## Xilinx User Constraint File (UCF)
## =============================================================================================================================================================
## Board: Xilinx - Virtex 5 ML505
## FPGA: Xilinx Virtex 5
## Device: XC5VLX50T
## Package: FF1136
## Speedgrade: -1
## =============================================================================================================================================================
## Miscellaneous
## =============================================================================================================================================================
CONFIG PART = XC5VLX50T-FFG1136-1;
CONFIG STEPPING = "ES";