forked from VLSI-EDA/PoC
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathBus.IIC.ucf
47 lines (46 loc) · 1.55 KB
/
Bus.IIC.ucf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
## I²C-MainBus
## =============================================================================
## Bank: 13, 15
## VCCO: 1,8V (VCC1V8_FPGA)
## Location: U52 (PCA9548ARGER)
## Vendor: Texas Instruments
## Device: PCA9548A-RGER - 8-Channel I²C Switch with Reset
## I²C-Address: 0x74 (0111 010xb)
## -----------------------------------------------------------------------------
## Devices: 8
## Channel 0: UserClock
## Location: U34
## Vendor:
## Device: Si570
## Address: 0xE0 (1110 000xb)
## Channel 1: FMC Connector 1
## Location:
## Channel 2: FMC Connector 2
## Location:
## Channel 3: EEPROM
## Location:
## Vendor:
## Device:
## Address: 0xA8 (1010 100xb)
## Channel 4: SFP
## Location: P3
## Address: 0xA0 (1010 000xb)
## Channel 5: HDMI
## Location:
## Vendor:
## Device:
## Address: 0x72 (0111 001xb)
## Channel 6: DDR3
## Location:
## Address: 0xA0, 0x30 (1010 000xb, 0011 000xb)
## Channel 7: SI5324
## Location: U24 (SI5324C-C-GM)
## Vendor: Silicon Labs
## Device: SI5324 - Any-Frequency Precision Clock Multiplier/Jitter Attenuator
## Address: 0xA0 (1010 000xb)
NET "VC707_IIC_SerialClock" LOC = "AT35"; ## U52 - Pin 19 - SerialClock
NET "VC707_IIC_SerialData" LOC = "AU32"; ## U52 - Pin 20 - SerialData
NET "VC707_IIC_Switch_Reset_n" LOC = "AY42"; ## U52 - Pin 24 - Reset (low-active); level shifted by U70 (TXS0108E)
NET "VC707_IIC_*" IOSTANDARD = LVCMOS18;
## Ignore timings on async I/O pins
NET "VC707_IIC_*" TIG;