forked from VLSI-EDA/PoC
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathClock.SystemClock.ucf
18 lines (17 loc) · 967 Bytes
/
Clock.SystemClock.ucf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
## =============================================================================================================================================================
## Clocks
## =============================================================================================================================================================
##
## System Clock
## =============================================================================
## Bank: 38
## VCCO: 1.5V (VCC1V5_FPGA)
## Location: U51 (SIT9102)
## Vendor: SiTime
## Device: SiT9102 - 1 to 220 MHz High Performance Oscillator
## Frequency: 200 MHz, 50ppm
NET "VC707_SystemClock_200MHz_p" LOC = "E19"; ## U51.4
NET "VC707_SystemClock_200MHz_n" LOC = "E18"; ## U51.5
NET "VC707_SystemClock_200MHz_?" IOSTANDARD = LVDS;
NET "VC707_SystemClock_200MHz_p" TNM_NET = "PIN_SystemClock_200MHz";
TIMESPEC "TS_SystemClock" = PERIOD "PIN_SystemClock_200MHz" 200 MHz HIGH 50 %;