forked from VLSI-EDA/PoC
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathDefault.ucf
13 lines (12 loc) · 870 Bytes
/
Default.ucf
1
2
3
4
5
6
7
8
9
10
11
12
13
## =============================================================================================================================================================
## Xilinx User Constraint File (UCF)
## =============================================================================================================================================================
## Board: Xilinx - Virtex 7 VC707
## FPGA: Xilinx Virtex 7
## Device: XC7VX485T
## Package: FFG1761
## Speedgrade: -2
## =============================================================================================================================================================
## Miscellaneous
## =============================================================================================================================================================
CONFIG PART = XC7VX485T-FFG1761-2;