1
1
diff --git a/Tensile/AsmCaps.py b/Tensile/AsmCaps.py
2
- index 548b31f2..de4c2dd5 100644
2
+ index 548b31f2..09adb3ef 100644
3
3
--- a/Tensile/AsmCaps.py
4
4
+++ b/Tensile/AsmCaps.py
5
- @@ -771,6 +771,50 @@ CACHED_ASM_CAPS = \
5
+ @@ -771,6 +771,94 @@ CACHED_ASM_CAPS = \
6
6
'v_mov_b64': False,
7
7
'v_pk_fma_f16': True,
8
8
'v_pk_fmac_f16': False},
@@ -49,23 +49,69 @@ index 548b31f2..de4c2dd5 100644
49
49
+ 'v_mad_mix_f32': False,
50
50
+ 'v_mov_b64': False,
51
51
+ 'v_pk_fma_f16': True,
52
+ + 'v_pk_fmac_f16': False},
53
+ + (11, 5, 0): {'HasAddLshl': True,
54
+ + 'HasAtomicAdd': True,
55
+ + 'HasDirectToLdsDest': False,
56
+ + 'HasDirectToLdsNoDest': False,
57
+ + 'HasExplicitCO': True,
58
+ + 'HasExplicitNC': True,
59
+ + 'HasGLCModifier': True,
60
+ + 'HasNTModifier': False,
61
+ + 'HasLshlOr': True,
62
+ + 'HasMFMA': False,
63
+ + 'HasMFMA_b8': False,
64
+ + 'HasMFMA_bf16_1k': False,
65
+ + 'HasMFMA_bf16_original': False,
66
+ + 'HasMFMA_constSrc': False,
67
+ + 'HasMFMA_f64': False,
68
+ + 'HasMFMA_f8': False,
69
+ + 'HasMFMA_i8_908': False,
70
+ + 'HasMFMA_i8_940': False,
71
+ + 'HasMFMA_vgpr': False,
72
+ + 'HasMFMA_xf32': False,
73
+ + 'HasSMulHi': True,
74
+ + 'HasWMMA': True,
75
+ + 'KernargPreloading': False,
76
+ + 'MaxLgkmcnt': 15,
77
+ + 'MaxVmcnt': 63,
78
+ + 'SupportedISA': True,
79
+ + 'SupportedSource': True,
80
+ + 'VOP3v_dot4_i32_i8': False,
81
+ + 'v_dot2_f32_f16': True,
82
+ + 'v_dot2c_f32_f16': True,
83
+ + 'v_dot4_i32_i8': False,
84
+ + 'v_dot4c_i32_i8': False,
85
+ + 'v_fma_f16': True,
86
+ + 'v_fma_f32': True,
87
+ + 'v_fma_f64': True,
88
+ + 'v_fma_mix_f32': True,
89
+ + 'v_fmac_f16': False,
90
+ + 'v_fmac_f32': True,
91
+ + 'v_mac_f16': False,
92
+ + 'v_mac_f32': False,
93
+ + 'v_mad_mix_f32': False,
94
+ + 'v_mov_b64': False,
95
+ + 'v_pk_fma_f16': True,
52
96
+ 'v_pk_fmac_f16': False},
53
97
(11, 5, 1): {'HasAddLshl': True,
54
98
'HasAtomicAdd': True,
55
99
'HasDirectToLdsDest': False,
56
100
diff --git a/Tensile/Common.py b/Tensile/Common.py
57
- index 66f2caa2..4a77df59 100644
101
+ index 66f2caa2..46c2d274 100644
58
102
--- a/Tensile/Common.py
59
103
+++ b/Tensile/Common.py
60
- @@ -253,7 +253,7 @@ globalParameters["SupportedISA"] = [(8,0,3),
104
+ @@ -253,8 +253,8 @@ globalParameters["SupportedISA"] = [(8,0,3),
61
105
(9,0,0), (9,0,6), (9,0,8), (9,0,10),
62
106
(9,4,0), (9,4,1), (9,4,2),
63
107
(10,1,0), (10,1,1), (10,1,2), (10,3,0), (10,3,1),
64
108
- (11,0,0), (11,0,1), (11,0,2),
109
+ - (11,5,1),
65
110
+ (11,0,0), (11,0,1), (11,0,2), (11,0,3),
66
- (11,5,1),
111
+ + (11, 5, 0), (11,5,1),
67
112
(12,0,0), (12,0,1)] # assembly kernels writer supports these architectures
68
113
114
+ globalParameters["CleanupBuildFiles"] = False # cleanup build files (e.g. kernel assembly) once no longer needed
69
115
@@ -316,7 +316,7 @@ globalParameters["SeparateArchitectures"] = False # write Tensile library metada
70
116
71
117
globalParameters["LazyLibraryLoading"] = False # Load library and code object files when needed instead of at startup
@@ -75,7 +121,7 @@ index 66f2caa2..4a77df59 100644
75
121
76
122
globalParameters["ExperimentalLogicDir"] = "/experimental/"
77
123
78
- @@ -328,13 +328,13 @@ architectureMap = {
124
+ @@ -328,13 +328,14 @@ architectureMap = {
79
125
'all':'_','gfx000':'none', 'gfx803':'r9nano', 'gfx900':'vega10', 'gfx900:xnack-':'vega10',
80
126
'gfx906':'vega20', 'gfx906:xnack+':'vega20', 'gfx906:xnack-':'vega20',
81
127
'gfx908':'arcturus','gfx908:xnack+':'arcturus', 'gfx908:xnack-':'arcturus',
@@ -88,10 +134,11 @@ index 66f2caa2..4a77df59 100644
88
134
'gfx1030':'navi21', 'gfx1031':'navi22', 'gfx1032':'navi23', 'gfx1034':'navi24', 'gfx1035':'rembrandt',
89
135
- 'gfx1100':'navi31', 'gfx1101':'navi32', 'gfx1102':'navi33',
90
136
+ 'gfx1100':'navi31', 'gfx1101':'navi32', 'gfx1102':'navi33', 'gfx1103':'phoenix',
137
+ + 'gfx1150':'gfx1150',
91
138
'gfx1151':'gfx1151',
92
139
'gfx1200':'gfx1200',
93
140
'gfx1201':'gfx1201'
94
- @@ -2461,7 +2461 ,7 @@ def assignGlobalParameters( config ):
141
+ @@ -2461,7 +2462 ,7 @@ def assignGlobalParameters( config ):
95
142
if os.name == "nt":
96
143
globalParameters["CurrentISA"] = (9,0,6)
97
144
printWarning("Failed to detect ISA so forcing (gfx906) on windows")
@@ -292,7 +339,7 @@ index 6e22a2c7..09345113 100644
292
339
Build Tensile client executable; used for stand alone benchmarking (default).
293
340
\-\-client-config
294
341
diff --git a/pytest.ini b/pytest.ini
295
- index 13c43039..23a53d35 100644
342
+ index 13c43039..70ed7a3c 100644
296
343
--- a/pytest.ini
297
344
+++ b/pytest.ini
298
345
@@ -92,6 +92,7 @@ markers =
@@ -317,9 +364,10 @@ index 13c43039..23a53d35 100644
317
364
skip-gfx940: architecture
318
365
skip-gfx941: architecture
319
366
skip-gfx942: architecture
320
- @@ -125,4 +128,5 @@ markers =
367
+ @@ -125,4 +128,6 @@ markers =
321
368
skip-gfx1100: architecture
322
369
skip-gfx1101: architecture
323
370
skip-gfx1102: architecture
324
371
+ skip-gfx1103: architecture
372
+ + skip-gfx1150: architecture
325
373
skip-gfx1151: architecture
0 commit comments