I try to analyze a design using the AMD UNISIM library.
I get errors like Entity 'IBUFG' not found for component 'IBUFG' in library 'UNISIM'.
I agree that these errors are legitimate.
But in this case, we should have a mean to tell pyVHDLModel to ignore the error. Right ?