You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Read Ch3. Solve prob. 2, 3, 5, 6, 11, 12, 13, 16, 18, 19, 23, 26, 36, 37. Hint: for every problem of the Verilog problems, i.e., the last 4 problems, write the code of a testing module in addition to the code of the circuit, as in Example 3-3 in the book.
Read Ch4. Solve prob. 18, 19, 21, 23, 29, 30, 31; in addition to these problems.
Read Ch5. Solve prob. 1, 2, 3, 4, 5, 6, 7; in addition to these problems.
ReadCh6. Solve prob. 1, 2, 3, 4, 6, 19, 24; in addition to these problems.
Read Ch7. Solve prob. 1, 2, 3, 5, 6, 7, 8, 17, 18, 20; in addition to these problems.