[TEMP] modules/zstd/benchmarks: Disable benchmarks

Not able to generate verilog code due to broken IR optimization
see google#1455

Internal-tag: [#52186]
Signed-off-by: Pawel Czarnecki <[email protected]>

Author: lpawelcz