Skip to content

uvm verification enhancement #1

@kassemmkk

Description

@kassemmkk

Originally created by @M0stafaRady on 2024-10-07T13:53:04Z\n\nSome tests are failing like interrupt test.
testing need to be more aggressive and random.
driver might drive all zeros or ones if it didn't catch the right ws edge in not left justified mode.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions