2 lines (2 loc) · 168 Bytes

cpu-nbits

Basic 3-stages multicycle processor with parametrized width, following IC Design Flow with Synopsys software (Verdi, Design Compiler, Formality, PrimeTime)