Trap and Exceptions #3
Description
Traps and exceptions handling is not currently implemented as defined by the RISC-V specifications ( https://riscv.org/specifications/ ). The instructions EBREAK and ECALL are being temporarily used to interrupt the processor, however their current behavior is not the defined by the ISA,