Skip to content

Commit 4d47649

Browse files
committed
remove unnecessary mayStore check
1 parent ccde342 commit 4d47649

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2089,7 +2089,7 @@ bool SIInsertWaitcnts::generateWaitcntInstBefore(MachineInstr &MI,
20892089
// An s_wait_xcnt(0) before every atomic store/RMW operation is required to
20902090
// work around the write combining misses hazard.
20912091
if (ST->hasWriteCombiningMissesHazards() && SIInstrInfo::isAtomic(MI) &&
2092-
SIInstrInfo::isVMEM(MI) && MI.mayStore())
2092+
SIInstrInfo::isVMEM(MI))
20932093
Wait.XCnt = 0;
20942094

20952095
// When forcing emit, we need to skip terminators because that would break the

0 commit comments

Comments
 (0)