Skip to content

Commit 71755ac

Browse files
committed
Fix test typo
1 parent 9a4e40a commit 71755ac

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

mlir/test/Target/SPIRV/arithmetic-ops.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -87,7 +87,7 @@ spirv.module Logical GLSL450 requires #spirv.vce<v1.0, [Shader], []> {
8787
spirv.Return
8888
}
8989
spirv.func @dot_bf16(%arg0: vector<4xbf16>, %arg1: vector<4xbf16>) "None" {
90-
// CHECK: spirv.Dot %{{.+}}, %{{.+}} : vector<4xbf16> -> f16
90+
// CHECK: spirv.Dot %{{.+}}, %{{.+}} : vector<4xbf16> -> bf16
9191
%0 = spirv.Dot %arg0, %arg1 : vector<4xbf16> -> bf16
9292
spirv.Return
9393
}

0 commit comments

Comments
 (0)