5 stage pipelined cpu that is coded in verilog
5 stage cpu that takes in instructions formatted in RISC-V