Skip to content

Failed circuits by Hrittika Ghosh #266

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 4 commits into
base: master
Choose a base branch
from
Draft
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions library/SubcircuitLibrary/IC_LM339/D.lib
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04)

141 changes: 141 additions & 0 deletions library/SubcircuitLibrary/IC_LM339/IC_LM339-cache.lib
Original file line number Diff line number Diff line change
@@ -0,0 +1,141 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# PORT
#
DEF PORT U 0 40 Y Y 26 F N
F0 "U" 50 100 30 H V C CNN
F1 "PORT" 0 0 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
S -100 50 100 -50 0 1 0 N
X ~ 1 250 0 100 L 30 30 1 1 B
X ~ 2 250 0 100 L 30 30 2 1 B
X ~ 3 250 0 100 L 30 30 3 1 B
X ~ 4 250 0 100 L 30 30 4 1 B
X ~ 5 250 0 100 L 30 30 5 1 B
X ~ 6 250 0 100 L 30 30 6 1 B
X ~ 7 250 0 100 L 30 30 7 1 B
X ~ 8 250 0 100 L 30 30 8 1 B
X ~ 9 250 0 100 L 30 30 9 1 B
X ~ 10 250 0 100 L 30 30 10 1 B
X ~ 11 250 0 100 L 30 30 11 1 B
X ~ 12 250 0 100 L 30 30 12 1 B
X ~ 13 250 0 100 L 30 30 13 1 B
X ~ 14 250 0 100 L 30 30 14 1 B
X ~ 15 250 0 100 L 30 30 15 1 B
X ~ 16 250 0 100 L 30 30 16 1 B
X ~ 17 250 0 100 L 30 30 17 1 B
X ~ 18 250 0 100 L 30 30 18 1 B
X ~ 19 250 0 100 L 30 30 19 1 B
X ~ 20 250 0 100 L 30 30 20 1 B
X ~ 21 250 0 100 L 30 30 21 1 B
X ~ 22 250 0 100 L 30 30 22 1 B
X ~ 23 250 0 100 L 30 30 23 1 B
X ~ 24 250 0 100 L 30 30 24 1 B
X ~ 25 250 0 100 L 30 30 25 1 B
X ~ 26 250 0 100 L 30 30 26 1 B
ENDDRAW
ENDDEF
#
# dc
#
DEF dc I 0 40 Y Y 1 F N
F0 "I" -200 100 60 H V C CNN
F1 "dc" -200 -50 60 H V C CNN
F2 "R1" -300 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
1_pin
$ENDFPLIST
DRAW
C 0 0 150 0 1 0 N
P 2 0 1 0 0 -100 0 -100 N
P 2 0 1 0 0 100 -50 50 N
P 2 0 1 0 0 100 0 -100 N
P 2 0 1 0 0 100 50 50 N
X ~ 1 0 450 300 D 50 50 1 1 P
X ~ 2 0 -450 300 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# eSim_Diode
#
DEF eSim_Diode D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "eSim_Diode" 0 -100 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
TO-???*
*SingleDiode
*_Diode_*
*SingleDiode*
D_*
$ENDFPLIST
DRAW
T 0 -100 50 60 0 0 0 A Normal 0 C C
T 0 100 50 60 0 0 0 K Normal 0 C C
P 2 0 1 6 50 50 50 -50 N
P 3 0 1 0 -50 50 50 0 -50 -50 F
X A 1 -150 0 100 R 40 40 1 1 P
X K 2 150 0 100 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# eSim_GND
#
DEF eSim_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "eSim_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# eSim_NPN
#
DEF eSim_NPN Q 0 0 Y N 1 F N
F0 "Q" -100 50 50 H V R CNN
F1 "eSim_NPN" -50 150 50 H V R CNN
F2 "" 200 100 29 H V C CNN
F3 "" 0 0 60 H V C CNN
ALIAS BC547 Q2N2222
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 225 R 50 50 1 1 P
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# eSim_PNP
#
DEF eSim_PNP Q 0 0 Y N 1 F N
F0 "Q" -100 50 50 H V R CNN
F1 "eSim_PNP" -50 150 50 H V R CNN
F2 "" 200 100 29 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 225 R 50 50 1 1 P
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
25 changes: 25 additions & 0 deletions library/SubcircuitLibrary/IC_LM339/IC_LM339.cir
Original file line number Diff line number Diff line change
@@ -0,0 +1,25 @@
* C:\FOSSEE\eSim\library\SubcircuitLibrary\IC_LM339\IC_LM339.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: 02/22/23 18:41:18

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
Q1 GND Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_PNP
Q2 Net-_Q2-Pad1_ Net-_D1-Pad2_ Net-_D2-Pad1_ eSim_PNP
Q5 Net-_Q4-Pad1_ Net-_D3-Pad2_ Net-_D2-Pad1_ eSim_PNP
Q6 GND Net-_D4-Pad1_ Net-_D3-Pad2_ eSim_PNP
Q3 Net-_Q2-Pad1_ Net-_Q2-Pad1_ Net-_Q3-Pad3_ eSim_NPN
Q4 Net-_Q4-Pad1_ Net-_Q2-Pad1_ Net-_Q3-Pad3_ eSim_NPN
Q7 Net-_I2-Pad1_ Net-_Q4-Pad1_ Net-_Q3-Pad3_ eSim_NPN
Q8 Net-_Q8-Pad1_ Net-_I2-Pad1_ Net-_Q3-Pad3_ eSim_NPN
D1 Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode
D2 Net-_D2-Pad1_ Net-_D1-Pad2_ eSim_Diode
D3 Net-_D2-Pad1_ Net-_D3-Pad2_ eSim_Diode
D4 Net-_D4-Pad1_ Net-_D3-Pad2_ eSim_Diode
I1 Net-_D2-Pad1_ Net-_I1-Pad2_ 80u
I2 Net-_I2-Pad1_ Net-_I1-Pad2_ 80u
U1 Net-_D1-Pad1_ Net-_D4-Pad1_ Net-_I1-Pad2_ Net-_Q8-Pad1_ Net-_Q3-Pad3_ PORT

.end
29 changes: 29 additions & 0 deletions library/SubcircuitLibrary/IC_LM339/IC_LM339.cir.out
Original file line number Diff line number Diff line change
@@ -0,0 +1,29 @@
* c:\fossee\esim\library\subcircuitlibrary\ic_lm339\ic_lm339.cir

.include NPN.lib
.include PNP.lib
.include D.lib
q1 gnd net-_d1-pad1_ net-_d1-pad2_ Q2N2907A
q2 net-_q2-pad1_ net-_d1-pad2_ net-_d2-pad1_ Q2N2907A
q5 net-_q4-pad1_ net-_d3-pad2_ net-_d2-pad1_ Q2N2907A
q6 gnd net-_d4-pad1_ net-_d3-pad2_ Q2N2907A
q3 net-_q2-pad1_ net-_q2-pad1_ net-_q3-pad3_ Q2N2222
q4 net-_q4-pad1_ net-_q2-pad1_ net-_q3-pad3_ Q2N2222
q7 net-_i2-pad1_ net-_q4-pad1_ net-_q3-pad3_ Q2N2222
q8 net-_q8-pad1_ net-_i2-pad1_ net-_q3-pad3_ Q2N2222
d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148
d2 net-_d2-pad1_ net-_d1-pad2_ 1N4148
d3 net-_d2-pad1_ net-_d3-pad2_ 1N4148
d4 net-_d4-pad1_ net-_d3-pad2_ 1N4148
i1 net-_d2-pad1_ net-_i1-pad2_ 80u
i2 net-_i2-pad1_ net-_i1-pad2_ 80u
* u1 net-_d1-pad1_ net-_d4-pad1_ net-_i1-pad2_ net-_q8-pad1_ net-_q3-pad3_ port
.tran 0e-00 0e-00 0e-00

* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
71 changes: 71 additions & 0 deletions library/SubcircuitLibrary/IC_LM339/IC_LM339.pro
Original file line number Diff line number Diff line change
@@ -0,0 +1,71 @@
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
LibName1=adc-dac
LibName2=memory
LibName3=xilinx
LibName4=microcontrollers
LibName5=dsp
LibName6=microchip
LibName7=analog_switches
LibName8=motorola
LibName9=texas
LibName10=intel
LibName11=audio
LibName12=interface
LibName13=digital-audio
LibName14=philips
LibName15=display
LibName16=cypress
LibName17=siliconi
LibName18=opto
LibName19=atmel
LibName20=contrib
LibName21=power
LibName22=eSim_Plot
LibName23=transistors
LibName24=conn
LibName25=eSim_User
LibName26=regul
LibName27=74xx
LibName28=cmos4000
LibName29=eSim_Analog
LibName30=eSim_Devices
LibName31=eSim_Digital
LibName32=eSim_Hybrid
LibName33=eSim_Miscellaneous
LibName34=eSim_Power
LibName35=eSim_Sources
LibName36=eSim_Subckt
LibName37=eSim_Nghdl
LibName38=eSim_Ngveri
Loading