Skip to content
View IY2002's full-sized avatar

Highlights

  • Pro

Block or report IY2002

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. sharc-lab/LaZagna sharc-lab/LaZagna Public

    3D FPGA Architecture Exploration Tool

    Python 19 7

  2. Beyond-Flatland Beyond-Flatland Public

    C++ 1

  3. CPU CPU Public

    🖥️ 5-Stage MIPS CPU: A Verilog-based implementation of a pipelined MIPS processor, showcasing proficiency in computer architecture, RISC design principles, and hardware description languages. 🧠💡

    Verilog 4

  4. OpenFPGA OpenFPGA Public

    Forked from lnis-uofu/OpenFPGA

    An Open-source FPGA IP Generator

    Verilog

  5. SuperMarioAI SuperMarioAI Public

    🕹️ Super Mario AI: A PPO agent conquering the iconic Super Mario Bros game using OpenAi Gym, demonstrating expertise in reinforcement learning and containerization with Docker. 🤖🐳

    Python 1 1

  6. CapstoneProject CapstoneProject Public

    ShipItDone CMPEN482W Capstone Project Repository

    JavaScript 1 1