This project USES Quartus II and ModelSim software, and follows THE IEEE754 standard. It adopts 4:2 compressor structure and other components to design a multiplier, which reduces the hardware scale on the premise of ensuring high speed. The multiplier takes two normalized 32-bit floating-point Numbers and multiplicates them to obtain the normalized result. The multiplier can deal with "special" Numbers such as zero, plus, minus infinity, and "non-number (NaN)".
-
Notifications
You must be signed in to change notification settings - Fork 0
This project USES Quartus II and ModelSim software, and follows THE IEEE754 standard. It adopts 4:2 compressor structure and other components to design a multiplier, which reduces the hardware scale on the premise of ensuring high speed. The multiplier takes two normalized 32-bit floating-point Numbers and multiplicates them to obtain the normal…
Jiawei888/A-32-bit-floating-point-multiplier-based-on-FPGA
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This project USES Quartus II and ModelSim software, and follows THE IEEE754 standard. It adopts 4:2 compressor structure and other components to design a multiplier, which reduces the hardware scale on the premise of ensuring high speed. The multiplier takes two normalized 32-bit floating-point Numbers and multiplicates them to obtain the normal…
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published