Cache per runner.arch#430
Merged
Merged
Conversation
Addressing the mix between intel & ARM.
Contributor
There was a problem hiding this comment.
Pull request overview
This PR updates the GitHub Actions tox cache keying strategy to avoid cache collisions between Intel and ARM runners, which can cause incorrect .tox/ reuse across architectures.
Changes:
- Add
${{ runner.arch }}to the tox cache key and restore key prefix. - Bump the tox cache key version from
v1tov2to ensure a clean cache namespace.
rajeee
pushed a commit
that referenced
this pull request
May 27, 2026
Addressing the mix between intel & ARM.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Addressing the mix between intel & ARM.