Merge new "Vega" design to main#17

Open

jburks wants to merge 10 commits intomainfrom

Commits on May 18, 2025

Fixes for #1 #2 #3 #4 #5 #6 #7 #8 #10 #11 #14
jburks
committed

Commits on Jun 14, 2025

Fix #16, widen transistor footprints
jburks
committed

Commits on Jul 3, 2025

Misc layout fixes.
jburks
committed

Commits on Jul 12, 2025

Add IEC circuit back in, without the port.
jburks
committed

Commits on Jul 15, 2025

More space between Edge and YM2151
jburks
committed

Commits on Jul 16, 2025

Add dongle boards and new battery clip
jburks
committed

Commits on Jul 22, 2025

Change 2.2u cap footprint; update MemoryExpansion
jburks
committed

Commits on Jul 23, 2025

Commits on Nov 5, 2025

Rename dongle boards to D'Otterboards
jburks
committed