Skip to content
View aignacio's full-sized avatar

Block or report aignacio

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. digital_design_library Public

    List of several designs I have been working through the years to avoid re-designing it again

    8

  2. ravenoc Public

    RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications

    SystemVerilog 164 35

  3. axi_dma Public

    General Purpose AXI Direct Memory Access

    SystemVerilog 48 13

  4. nox Public

    RISC-V Nox core

    C 62 7

  5. cocotbext-ahb Public

    Cocotb AHB Extension - AHB VIP

    Python 14 9

  6. cocotbext-waves Public

    Generate wavedrom figures out of design signals

    Python 2

542 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Activity overview

Loading A graph representing aignacio's contributions from March 31, 2024 to April 05, 2025. The contributions are 98% commits, 1% pull requests, 1% issues, 0% code review.

Contribution activity

April 2025

aignacio has no activity yet for this period.
Loading