Skip to content

merge main to branch #14

Open
kassemmkk wants to merge 23 commits intouvmfrom
main
Open

merge main to branch #14
kassemmkk wants to merge 23 commits intouvmfrom
main

Conversation

@kassemmkk
Copy link
Copy Markdown

Originally created by @NouranAbdelaziz on 2024-05-13T08:19:52Z

M0stafaRady and others added 23 commits October 2, 2024 15:39
- pyUVM test suite: 6 tests (WriteReadRegs, I2C write/read,
  write multi, prescaler, interrupt, status)
- Runs across APB and Wishbone buses via cocotb.runner
- Auto-downloads M24AA64 EEPROM slave model for I2C testing
- Functional coverage via cocotb-coverage (46.2% initial)
- RTL code coverage via Verilator (line + branch)
- CI workflow with Verilator caching, badge deployment, PR commenting
- README badges for tests, functional/line/branch coverage

Made-with: Cursor
- Remove old verify/uvm-python/ (replaced by verify/pyuvm/)
- Remove old uvm_ci.yaml workflow (replaced by verify.yaml)
- Remove readme.txt, stale run.log

Made-with: Cursor
- New CoverageClosureTest with i2c_coverage_closure_seq that
  systematically hits prescaler, data value, address, command bit,
  and status/IRQ flag bins
- Fix sample_bus to track both read and write transactions
- Sweep I2C addresses across all 16 cmd_address bins and 8 address bins
- Use varied memory address high bytes to hit WRITE.Data bins
- Coverage improved from 46.2% to 95.6% (remaining 4.4% is
  hardware-level flag/IRQ timing dependencies)

Made-with: Cursor
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants