Skip to content

Update lvs_config.json settings.#105

Draft
d-m-bailey wants to merge 19 commits into
chipfoundry:mainfrom
d-m-bailey:lvs_config-update
Draft

Update lvs_config.json settings.#105
d-m-bailey wants to merge 19 commits into
chipfoundry:mainfrom
d-m-bailey:lvs_config-update

Conversation

@d-m-bailey
Copy link
Copy Markdown
Contributor

Use hierarchical configuration.
Add EXTRACT_CREATE_SUBCUT placeholder.

d-m-bailey added 6 commits May 4, 2026 23:21
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
@d-m-bailey d-m-bailey marked this pull request as draft May 7, 2026 12:01
d-m-bailey added 12 commits May 7, 2026 05:02
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
…ck results. Fail ci on precheck fail.

Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Removed duplicate entry in lvs_config.json.

Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
…ed in precheck.

Signed-off-by: D. Mitch Bailey <d.mitch.bailey@gmail.com>
@d-m-bailey
Copy link
Copy Markdown
Contributor Author

@marwaneltoukhy This passes the ci in my repo.

Can you restart the CI? Last time it failed with a timeout when installing librelane.

Besides the initial changes to the lvs_config.json file, I made some changes to the ci.

  1. Add harden id to harden step.
  2. bash options to harden step: -u fail on undefined variables, -o pipefile fail on any process of a pipe fail.
  3. Continue even if harden step fails (to upload artifact for debugging).
  4. Added --pdk and fixed tag options to harden.
  5. Add runs/ci directory to harden artifact.
  6. After saving artifact, fail if harden step failed.
  7. Detect the default user_project_wrapper based on the sha256sum of these files in verilog/rtl
    user_defines.v
    user_proj_example.v
    user_project_wrapper.v
  8. Only override gpio settings in user_defines.v and .cf/project.json if default design.
  9. Add precheck step id and continue even if there are errors (to create an artifact).
  10. Unconditionally create precheck artifacts.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant