Add the risc-v architecture on the initial phase

Change the way to verify if there are 2 instructions equals compare the concatenation of the co and cop. If there are more than one cop, it was concat previously
Add the image of the risc-v architecture