Skip to content

JIT: fix crash in LSRA seen on VMR build on AVX-512 machines #119206

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Sep 2, 2025
Merged

JIT: fix crash in LSRA seen on VMR build on AVX-512 machines #119206

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 0 additions & 10 deletions src/coreclr/jit/target.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -954,17 +954,7 @@ inline SingleTypeRegSet genSingleTypeFloatMask(regNumber reg ARM_ARG(var_types t
inline SingleTypeRegSet genSingleTypeRegMask(regNumber reg)
{
assert((unsigned)reg < ArrLen(regMasks));
#ifdef TARGET_AMD64
// shift is faster than a L1 hit on modern x86
// (L1 latency on sandy bridge is 4 cycles for [base] and 5 for [base + index*c] )
// the reason this is AMD-only is because the x86 BE will try to get reg masks for REG_STK
// and the result needs to be zero.
SingleTypeRegSet result = 1ULL << reg;
assert(result == regMasks[reg]);
return result;
#else
return regMasks[reg];
#endif
}

//------------------------------------------------------------------------
Expand Down
Loading