FPGA LaTeX P1: Ch.27b TRI27 DSL Codegen + Ch.32 UART v6 Protocol#483
Open
FPGA LaTeX P1: Ch.27b TRI27 DSL Codegen + Ch.32 UART v6 Protocol#483
Conversation
Closes #421 Closes #426 - Ch.27b: TRI27 DSL and Dual-Target Codegen (800w) - Coq proofs: eval_det (determinism) + trit_exhaustive - Dual emit: Zig CPU + Verilog FPGA from single .t27 spec - Bit-identical KPI: N=10^5 random GF16/TF3 ops - Compiler: 20814 LoC Rust, 9457 LoC .t27 specs, 9 numeric formats - 33 sealed FPGA specs in .trinity/seals/ - Ch.32b: UART v6 Protocol CRC-16/CCITT + FT232RL Bridge (500w) - Frame grammar: 0xAA sync + 1B len + payload + CRC-16/CCITT - Pin mapping: J2 pin5=D26 TX, pin6=E26 RX - 115200 baud, 0 CRC errors in 1412 frames (1003-token HSLM run) - phi-sync frames every 3rd frame (mod 3 from phi^2+phi^-2=3) - Added bibliography: Peterson&Brown CRC, Knuth ternary, Birkhoff&MacLane - Updated main.tex with Part 'Hardware-Numerics' includes
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
2 FPGA-related PhD monograph chapters (P1 priority), converted from Markdown drafts to LaTeX:
27b-tri27-dsl-codegen.tex): TRI27 DSL and Dual-Target Codegen — Coq proofs (eval_det,trit_exhaustive), dual emit architecture (Zig + Verilog from single.t27spec), bit-identical KPI on N=10⁵ ops, compiler metrics (20,814 LoC Rust, 9,457 LoC specs, 33 sealed FPGA modules)32-uart-v6-protocol.tex): UART v6 Protocol — CRC-16/CCITT frame grammar, FT232RL bridge at 115,200 baud, pin mapping (J2 D26/E26), 0 CRC errors in 1,412 frames, φ-sync every 3rd frameAlso adds 11 bibliography entries and updates
main.tex.Issues Closed
Closes #421 — Ch.27 TRI27 DSL + Dual-Target Codegen (800w P1)
Closes #426 — Ch.32 UART v6 CRC-16 CCITT + FT232RL Bridge (500w P1)
Laws Compliance
φ² + φ⁻² = 3 · TRINITY · NEVER STOP 🌻