A Simple Serial UART design in VHDL for an FPGA.
-
Notifications
You must be signed in to change notification settings - Fork 0
kb3gtn/simple_fpga_uart
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A Simple Serial UART design in VHDL for an FPGA.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published