Pinned Loading
-
MLOps_Cardiotocography
MLOps_Cardiotocography PublicPractical exercise developed in the course "Culture and Practices of DataOps and MLOps".
Python
-
Verilog_Traffic_Light_Controller
Verilog_Traffic_Light_Controller PublicFirst steps with the Sipeed Tang Primer 20k FPGA.
Verilog 1
-
Arduino_LED_Matrix_Pong
Arduino_LED_Matrix_Pong PublicA Minimal Embedded Arcade Game using MAX7219
C++
-
Verilog_7-Segment_Display_Controller_with_DIP_Switches
Verilog_7-Segment_Display_Controller_with_DIP_Switches PublicThis project implements a BCD (Binary-Coded Decimal) converter that reads DIP switch input and controls a 7-segment display, showing digits 0–8 or ‘E’ for invalid combinations.
Verilog
-
Verilog_Testbench_Essentials
Verilog_Testbench_Essentials PublicCreating testbenches in Verilog is an essential practice to verify the functionality of your modules and ensure your design behaves as expected.
Verilog
-
If the problem persists, check the GitHub status page or contact support.

