Skip to content
View mcleber's full-sized avatar

Block or report mcleber

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. MLOps_Cardiotocography MLOps_Cardiotocography Public

    Practical exercise developed in the course "Culture and Practices of DataOps and MLOps".

    Python

  2. Verilog_Traffic_Light_Controller Verilog_Traffic_Light_Controller Public

    First steps with the Sipeed Tang Primer 20k FPGA.

    Verilog 1

  3. Arduino_LED_Matrix_Pong Arduino_LED_Matrix_Pong Public

    A Minimal Embedded Arcade Game using MAX7219

    C++

  4. Verilog_7-Segment_Display_Controller_with_DIP_Switches Verilog_7-Segment_Display_Controller_with_DIP_Switches Public

    This project implements a BCD (Binary-Coded Decimal) converter that reads DIP switch input and controls a 7-segment display, showing digits 0–8 or ‘E’ for invalid combinations.

    Verilog

  5. Verilog_Testbench_Essentials Verilog_Testbench_Essentials Public

    Creating testbenches in Verilog is an essential practice to verify the functionality of your modules and ensure your design behaves as expected.

    Verilog

  6. Parallel_Sum Parallel_Sum Public

    This code is a study on parallel programming.

    C++ 1