Skip to content

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

82 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ocp_mx_alu

preliminary designs

Current focus: MXINT8 and interactions with FP32 (IEEE 754)

MXINT8 Status Table

function C++ model Verilog Testbench
add (vec-vec) ✏️
multiply (scalar-vec)
multiply (vec-vec)
dot product (vector)
broadcast (scalar -> vector) 😐
conversion vector(fp32 -> mxint8)
conversion vector(mxint8 -> fp32)
sum (vector -> scalar)
negate (vector -> vector) 😐
(😐=NA, 🤔=UNSURE, ✏️=WIP, ❌=TODO, ✅=DONE)

For vector add, subtract, multiply, divide, inspiration can be taken from the scalar equivalents in FP32 implemented here in C++.

About

preliminary designs

Resources

Stars

2 stars

Watchers

3 watching

Forks

Releases

Packages

Contributors

Languages