Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Drop __riscv_vendor_feature_bits #101

Merged
merged 1 commit into from
Feb 27, 2025

Conversation

cyyself
Copy link
Contributor

@cyyself cyyself commented Jan 17, 2025

As discussed in #96, current interface is insufficient to support some cases, like a vendor buying a CPU IP from the upstream vendor but using their own mvendorid and custom features from the upstream vendor. In this case, we might need to add these extensions for each downstream vendor many times. Thus, making __riscv_vendor_feature_bits guarded by mvendorid is not a good idea. So, drop __riscv_vendor_feature_bits for now, and we should have time to discuss a better solution.

As discussed in riscv-non-isa#96, current interface is insufficient to support some
cases, like a vendor buying a CPU IP from the upstream vendor but using
their own mvendorid and custom features from the upstream vendor. In
this case, we might need to add these extensions for each downstream
vendor many times. Thus, making __riscv_vendor_feature_bits guarded by
mvendorid is not a good idea. So, drop __riscv_vendor_feature_bits for
now, and we should have time to discuss a better solution.
Copy link
Collaborator

@kito-cheng kito-cheng left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, and could you send a GCC patch for this?

BeMg added a commit to llvm/llvm-project that referenced this pull request Feb 11, 2025
github-actions bot pushed a commit to arm/arm-toolchain that referenced this pull request Feb 11, 2025
Icohedron pushed a commit to Icohedron/llvm-project that referenced this pull request Feb 11, 2025
hubot pushed a commit to gcc-mirror/gcc that referenced this pull request Feb 12, 2025
As discussed from RISC-V C-API PR #101 [1], As discussed in #96, current
interface is insufficient to support some cases, like a vendor buying a
CPU IP from the upstream vendor but using their own mvendorid and custom
features from the upstream vendor. In this case, we might need to add
these extensions for each downstream vendor many times. Thus, making
__riscv_vendor_feature_bits guarded by mvendorid is not a good idea. So,
drop __riscv_vendor_feature_bits for now, and we should have time to
discuss a better solution.

[1] riscv-non-isa/riscv-c-api-doc#101

Signed-off-by: Yangyu Chen <[email protected]>

gcc/ChangeLog:

	* config/riscv/riscv-feature-bits.h (RISCV_VENDOR_FEATURE_BITS_LENGTH): Drop.
	(struct riscv_vendor_feature_bits): Drop.

libgcc/ChangeLog:

	* config/riscv/feature_bits.c (RISCV_VENDOR_FEATURE_BITS_LENGTH): Drop.
	(__init_riscv_features_bits_linux): Drop.
llvmbot pushed a commit to llvmbot/llvm-project that referenced this pull request Feb 12, 2025
llvmbot pushed a commit to llvmbot/llvm-project that referenced this pull request Feb 12, 2025
github-actions bot pushed a commit to arm/arm-toolchain that referenced this pull request Feb 12, 2025
joaosaffran pushed a commit to joaosaffran/llvm-project that referenced this pull request Feb 14, 2025
sivan-shani pushed a commit to sivan-shani/llvm-project that referenced this pull request Feb 24, 2025
@kito-cheng
Copy link
Collaborator

Both LLVM and GCC has merged:
gcc-mirror/gcc@2605daa
llvm/llvm-project@2cd8207

@cmuellner cmuellner merged commit 6e0246f into riscv-non-isa:main Feb 27, 2025
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants