Skip to content

Actions: riseproject-dev/llama.cpp

Actions

Python check requirements.txt

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
python-check-requirements.yml
111 workflow runs
111 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
ggml-cpu: refactor; improve iq2_xs impl for rvv 256 Python check requirements.txt #86: Commit e3e2c6c pushed by taimur-10x
5m 34s 10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
5m 34s
ggml-cpu: refactor Python check requirements.txt #85: Commit 3212061 pushed by taimur-10x
8m 54s 10x/riscv-quant-repack-k
10x/riscv-quant-repack-k
8m 54s
ggml-cpu: refactor; add rvv repacking for mxfp4 Python check requirements.txt #84: Commit cd0a6ce pushed by taimur-10x
7m 25s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
7m 25s
ggml-cpu: extend RVV quantization vec dot to higher VLENs Python check requirements.txt #83: Pull request #10 synchronize by taimur-10x
16m 4s 10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
16m 4s
ggml-cpu: refactor; improve iq2_xs impl for rvv 256 Python check requirements.txt #82: Commit 5cce4e3 pushed by taimur-10x
7m 42s 10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
7m 42s
Merge branch 'ggml-org:master' into master Python check requirements.txt #81: Commit 4e13bd8 pushed by taimur-10x
10m 56s master
master
10m 56s
ggml-cpu: extend RVV quantization vec dot to higher VLENs Python check requirements.txt #80: Pull request #10 synchronize by taimur-10x
5m 20s 10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
5m 20s
ggml-cpu: refactor; improve iq2_xs impl for rvv 256 Python check requirements.txt #79: Commit aa171a2 pushed by taimur-10x
4m 45s 10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
4m 45s
ggml-cpu: add repack GEMM and GEMV for floating-point (#4) Python check requirements.txt #78: Commit 8856f8a pushed by taimur-10x
7m 49s 10x-repack-fp
10x-repack-fp
7m 49s
ggml-cpu: refactor; add rvv repacking for mxfp4 Python check requirements.txt #77: Commit 4a85383 pushed by taimur-10x
5m 31s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
5m 31s
ggml-cpu: refactor; add rvv repacking for mxfp4 Python check requirements.txt #76: Commit dee7088 pushed by taimur-10x
5m 32s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
5m 32s
ci: Merge ubuntu-cpu-riscv64-native into ubuntu-cpu job Python check requirements.txt #75: Commit 019b323 pushed by luhenry
17m 56s master
master
17m 56s
ggml-cpu: refactor; add rvv checks Python check requirements.txt #74: Commit 80c0ac3 pushed by rehan-10xengineer
5m 39s 10x/riscv-quant-vec-dot-128b
10x/riscv-quant-vec-dot-128b
5m 39s
implemented simd_gemm kernel for riscv vector extension Python check requirements.txt #73: Commit 0569c7b pushed by rehan-10xengineer
5m 22s rvv_flash_attn
rvv_flash_attn
5m 22s
Update build-riscv.yml Python check requirements.txt #72: Commit 6271242 pushed by luhenry
4m 44s master
master
4m 44s
Enable ccache on riscv64 Python check requirements.txt #71: Commit 705f606 pushed by luhenry
6m 21s riscv64-ccache
riscv64-ccache
6m 21s
ggml-cpu: refactor; add rvv repacking for mxfp4 Python check requirements.txt #70: Commit 4f2decc pushed by taimur-10x
1h 56m 22s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
1h 56m 22s
webui : store reasoning_content so it is sent back in subsequent requ… Python check requirements.txt #69: Commit 482192f pushed by taimur-10x
5m 25s master
master
5m 25s
ggml-cpu: add repack GEMM and GEMV for floating-point (#4) Python check requirements.txt #68: Commit fd94e4c pushed by taimur-10x
5m 20s 10x-repack-fp
10x-repack-fp
5m 20s
ggml-cpu: refactor; add rvv repacking for mxfp4 Python check requirements.txt #67: Commit d4a0564 pushed by taimur-10x
50m 54s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
50m 54s
Relax prefill parser to allow space. (#21240) Python check requirements.txt #66: Commit e15efe0 pushed by taimur-10x
30m 41s master
master
30m 41s
Use default RISE RISC-V Runners Python check requirements.txt #65: Commit 151bbfd pushed by luhenry
4m 56s rise-riscv-runners
rise-riscv-runners
4m 56s
Optimize MOE GEMV kernel for BS > 1. (#20905) Python check requirements.txt #64: Commit ec16a07 pushed by taimur-10x
39m 0s 10x/riscv-fix
10x/riscv-fix
39m 0s
Optimize MOE GEMV kernel for BS > 1. (#20905) Python check requirements.txt #63: Commit ec16a07 pushed by taimur-10x
6m 45s master
master
6m 45s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Python check requirements.txt #62: Commit dc8d14c pushed by taimur-10x
6m 36s master
master
6m 36s