Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
63 commits
Select commit Hold shift + click to select a range
552bc1b
serial: 8250_lpss: Extract dw8250_do_set_termios() for common use
andy-shev Oct 5, 2021
e95f419
RISC-V: Add StarFive SoC Kconfig option
esmil Oct 10, 2021
ca9af65
dt-bindings: timer: Add StarFive JH7100 clint
esmil Oct 10, 2021
2bf0c80
dt-bindings: interrupt-controller: Add StarFive JH7100 plic
esmil Oct 10, 2021
696ed8d
dt-bindings: clock: starfive: Add JH7100 clock definitions
geertu Jun 25, 2021
ea9e6b3
dt-bindings: clock: starfive: Add JH7100 bindings
geertu Jun 1, 2021
bb6313f
clk: starfive: Add JH7100 clock generator driver
geertu Jun 1, 2021
82d58be
dt-bindings: reset: Add StarFive JH7100 reset definitions
geertu Jun 25, 2021
881a3ed
dt-bindings: reset: Add Starfive JH7100 reset bindings
esmil Sep 19, 2021
d0169d5
reset: starfive-jh7100: Add StarFive JH7100 reset driver
esmil Sep 19, 2021
7057bd2
dt-bindings: pinctrl: Add StarFive pinctrl definitions
esmil Jul 6, 2021
44992e6
dt-bindings: pinctrl: Add StarFive JH7100 bindings
esmil Jul 27, 2021
0b2324e
pinctrl: starfive: Add pinctrl driver for StarFive SoCs
esmil Jul 6, 2021
6576925
dt-bindings: serial: snps-dw-apb-uart: Add JH7100 uarts
esmil Oct 7, 2021
d26f313
serial: 8250_dw: Add StarFive JH7100 quirk
esmil Oct 4, 2021
7299eec
RISC-V: Add initial StarFive JH7100 device tree
esmil Oct 10, 2021
03b20e2
RISC-V: Add BeagleV Starlight Beta device tree
esmil Oct 10, 2021
5b45c4b
riscv: add ARCH_DMA_MINALIGN support
Aug 7, 2021
bd30783
riscv: optimized memcpy
teknoraver Sep 29, 2021
448a35c
riscv: optimized memmove
teknoraver Sep 29, 2021
1a2c3fd
riscv: optimized memset
teknoraver Sep 29, 2021
14a864d
clk: starfive: jh7100: Keep more clocks alive
esmil Oct 14, 2021
08c8b76
pinctrl: starfive: Reset pinmux settings
esmil Jul 17, 2021
9a835bc
serial: 8250_dw: Add quirk for starfive,jh7100-hsuart too
esmil Oct 14, 2021
efb066e
dt-bindings: hwmon: add starfive,jh7100-temp bindings
esmil Jun 6, 2021
d0b2cd4
hwmon: (sfctemp) Add StarFive JH7100 temperature sensor
esmil Jun 6, 2021
9a4811f
[WIP] dt-bindings: dma: dw-axi-dmac: Increase DMA channel limit to 16
geertu May 27, 2021
c58cee0
drivers/hw_random: Add StarFive JH7100 Random Number Generator driver
huanfeng-sf Jan 7, 2021
93cc45b
sifive/sifive_l2_cache: Add sifive_l2_flush64_range function
Jan 7, 2021
00c17be
sifive/sifive_l2_cache: Add Starfive support
Feb 15, 2021
cea8031
sifive/sifive_l2_cache: Add disabling IRQ option (workaround)
Feb 13, 2021
79f0d86
sifive/sifive_l2_cache: Print a backtrace on out-of-range flushes
geertu May 21, 2021
903227c
sifive/sifive_l2_cache: Align the address to cache line
atishp04 Jun 12, 2021
4b1c13d
drivers/tty/serial/8250: update driver for JH7100
Jan 7, 2021
bdb28cb
drivers/pwm: Add SiFive PWM PTC driver
Jan 7, 2021
735663f
drivers/pwm/pwm-sifive-ptc: Clear PWM CNTR
Mar 15, 2021
6c2c5df
drivers/dma: Add dw-axi-dmac-starfive driver for JH7100
Jan 7, 2021
a30f8cf
drivers/dma: Fix VIC7100 dw-axi-dmac-platform driver addition
mike-scott May 1, 2021
8e56813
drivers/dma: dw-axi-dmac-starfive: Remove calls specific to ARM64 ACPI
geertu Jun 29, 2021
db3a764
net: stmmac: Configure gtxclk based on speed
Apr 6, 2021
98bb0f6
net: stmmac: use GFP_DMA32
teknoraver May 21, 2021
7fba39e
drm/starfive: Add StarFive drm driver
Aug 31, 2021
b5a1934
drm/i2c/tda998x: Hardcode register values for Starlight
Aug 31, 2021
8ee3e07
drm/starfive: crtc: Use devm_platform_ioremap_resource_byname
esmil Sep 20, 2021
ee33cde
drm/starfive: Use clock api
esmil Sep 20, 2021
7c15f0a
drm/starfive: Use reset api
esmil Sep 20, 2021
7cb9ce1
drm/starfive: Use actual clock rate
esmil Sep 20, 2021
61cd1ae
[WIP] drm/starfive: Support DRM_FORMAT_XRGB8888
esmil Sep 22, 2021
744a803
drm/starfive: Propagate bridge error properly
esmil Oct 20, 2021
ec3ca31
nvdla: add NVDLA driver
farzad64 Sep 21, 2018
e29d119
nvdla: Support compilation as module
esmil Sep 25, 2021
4f0aa18
spi: cadence-quadspi: Allow compilation on RISC-V
esmil Apr 27, 2021
64550d5
RISC-V: Enable SIFIVE_L2_FLUSH for StarFive SoCs
esmil Oct 14, 2021
ce5bbaf
RISC-V: Support non-coherent DMA operations
atishp04 Jun 12, 2021
70d4a36
riscv: dts: Add full JH7100, Starlight and VisionFive support
esmil Oct 31, 2021
4a076af
[NOT-FOR-UPSTREAM] riscv: Add starfive jh7100 starlight fedora defconfig
Jul 2, 2021
b82aa99
[NOT-FOR-UPSTREAM] Add build instructions
esmil May 5, 2021
5ac69e4
supports the YT8521 gigabit PHY
WalkerChenL Nov 17, 2021
cd28d6f
Support watchdog for Starfive JH7100 SOC
WalkerChenL Nov 17, 2021
d26ab6a
Enable Synopsys DesignWare AXI DMA support for StarFive SOC
WalkerChenL Nov 17, 2021
7eccd16
Add audio driver for Starfive JH7100 SOC
WalkerChenL Nov 17, 2021
32ec295
Support audio reset in reset controller driver for Starfive JH7100 SOC
WalkerChenL Nov 17, 2021
ba70ac3
Support audio clock in JH7100 Clock Generator Driver
WalkerChenL Nov 17, 2021
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Original file line number Diff line number Diff line change
@@ -0,0 +1,56 @@
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/starfive,jh7100-clkgen.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive JH7100 Clock Generator

maintainers:
- Geert Uytterhoeven <[email protected]>
- Emil Renner Berthing <[email protected]>

properties:
compatible:
const: starfive,jh7100-clkgen

reg:
maxItems: 1

clocks:
items:
- description: Main clock source (25 MHz)
- description: Application-specific clock source (12-27 MHz)
- description: RMII reference clock (50 MHz)
- description: RGMII RX clock (125 MHz)

clock-names:
items:
- const: osc_sys
- const: osc_aud
- const: gmac_rmii_ref
- const: gmac_gr_mii_rxclk

'#clock-cells':
const: 1
description:
See <dt-bindings/clock/starfive-jh7100.h> for valid indices.

required:
- compatible
- reg
- clocks
- clock-names
- '#clock-cells'

additionalProperties: false

examples:
- |
clock-controller@11800000 {
compatible = "starfive,jh7100-clkgen";
reg = <0x11800000 0x10000>;
clocks = <&osc_sys>, <&osc_aud>, <&gmac_rmii_ref>, <&gmac_gr_mii_rxclk>;
clock-names = "osc_sys", "osc_aud", "gmac_rmii_ref", "gmac_gr_mii_rxclk";
#clock-cells = <1>;
};
6 changes: 3 additions & 3 deletions Documentation/devicetree/bindings/dma/snps,dw-axi-dmac.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -51,7 +51,7 @@ properties:

dma-channels:
minimum: 1
maximum: 8
maximum: 16

snps,dma-masters:
description: |
Expand All @@ -71,14 +71,14 @@ properties:
Channel priority specifier associated with the DMA channels.
$ref: /schemas/types.yaml#/definitions/uint32-array
minItems: 1
maxItems: 8
maxItems: 16

snps,block-size:
description: |
Channel block size specifier associated with the DMA channels.
$ref: /schemas/types.yaml#/definitions/uint32-array
minItems: 1
maxItems: 8
maxItems: 16

snps,axi-max-burst-len:
description: |
Expand Down
74 changes: 74 additions & 0 deletions Documentation/devicetree/bindings/hwmon/starfive,jh7100-temp.yaml
Original file line number Diff line number Diff line change
@@ -0,0 +1,74 @@
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/hwmon/starfive,jh7100-temp.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive JH7100 Temperature Sensor

maintainers:
- Emil Renner Berthing <[email protected]>

description: |
StarFive Technology Co. JH7100 embedded temperature sensor

properties:
compatible:
enum:
- starfive,jh7100-temp

reg:
maxItems: 1

clocks:
minItems: 2
maxItems: 2

clock-names:
items:
- const: "sense"
- const: "bus"

'#thermal-sensor-cells':
const: 0

interrupts:
maxItems: 1

resets:
minItems: 2
maxItems: 2

reset-names:
items:
- const: "sense"
- const: "bus"

required:
- compatible
- reg
- clocks
- clock-names
- interrupts
- resets
- reset-names

additionalProperties: false

examples:
- |
#include <dt-bindings/clock/starfive-jh7100.h>
#include <dt-bindings/reset/starfive-jh7100.h>

tmon: tmon@124a0000 {
compatible = "starfive,jh7100-temp";
reg = <0x124a0000 0x10000>;
clocks = <&clkgen JH7100_CLK_TEMP_SENSE>,
<&clkgen JH7100_CLK_TEMP_APB>;
clock-names = "sense", "bus";
#thermal-sensor-cells = <0>;
interrupts = <122>;
resets = <&rstgen JH7100_RSTN_TEMP_SENSE>,
<&rstgen JH7100_RSTN_TEMP_APB>;
reset-names = "sense", "bus";
};
Original file line number Diff line number Diff line change
Expand Up @@ -45,6 +45,7 @@ properties:
items:
- enum:
- sifive,fu540-c000-plic
- starfive,jh7100-plic
- canaan,k210-plic
- const: sifive,plic-1.0.0

Expand Down
Loading