A FPGA implementation of the NTP and NTS protocols
-
Updated
May 31, 2023 - Verilog
#
fpga-ntp-server
Here are 13 public repositories matching this topic...
Ring oscillator core written in Verilog. Forked from https://git.cryptech.is/rng/rosc_entropy.git/
-
Updated
Mar 2, 2023 - Verilog
Key memory core written in Verilog. Used by the FPGA_NTP_SERVER project
-
Updated
Mar 2, 2023 - Verilog
SHA1 core written in Verilog. Forked from https://git.cryptech.is/hash/sha1.git/
-
Updated
Mar 2, 2023 - Verilog
NTS core written in Verilog. This is just a core, see the FPGA_NTP_SERVER project for a complete implementation of the NTS protocol in a FPGA.
-
Updated
Mar 2, 2023 - Verilog
api_extension core written in Verilog. Used by the FPGA_NTP_SERVER project
-
Updated
Mar 2, 2023 - Verilog
AES core written in Verilog. Forked from https://git.cryptech.is/cipher/aes.git/
-
Updated
Mar 2, 2023 - Verilog
Improve this page
Add a description, image, and links to the fpga-ntp-server topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the fpga-ntp-server topic, visit your repo's landing page and select "manage topics."