tscircuit · MuhamadJuwandi · Dec 28, 2025 · Dec 28, 2025 · Dec 28, 2025 · Dec 28, 2025
@@ -0,0 +1,85 @@
+import type { ChipProps } from "@tscircuit/props"
+
+export const MicroModEdge = (props: any) => (
+  <chip
+    name="J1"
+    {...props}
+    pinLabels={{
+      "1": "GND",
+      "2": "3.3V",
+      "3": "USB_D+",
+      "4": "3.3V_EN",
+      "5": "USB_D-",
+      "6": "RESET",
+      "7": "GND",
+      "8": "G0",
+      "9": "USB_VIN",
+      "10": "V3V3",
+      "11": "BOOT",
+      "12": "I2C_SDA",
+      "13": "AUD_OUT",
+      "14": "I2C_SCL",
+      "15": "SPI_SDI1",
+      "16": "UART_TX2",
+      "17": "UART_TX1",
+      "18": "SPI_SDO1",
+      "19": "UART_RX1",
+      "20": "UART_RX2",
+      "21": "SWDCK",
+      "22": "V3V3",
+      "23": "SWDIO",
+      "24": "SWDCK",
+      "25": "SWDIO",
+      "26": "RESET",
+      "27": "G0",
+      "28": "G1",
+      "29": "G2",
+      "30": "G3",
+      "31": "G4",
+      "32": "G5",
+      "33": "V3V3",
+      "34": "G6",
+      "35": "G7",
+      "36": "AUD_MCLK",
+      "37": "G10",
+      "38": "ADC0",
+      "39": "ADC1",
+      "40": "G9",
+      "41": "BATT_VIN_DIV3",
+      "42": "V3V3",
+      "43": "V3V3",
+      "44": "V3V3",
+      "45": "GND",
+      "46": "RP_DN",
+      "47": "RP_DP",
+      "48": "V3V3",
+      "49": "V3V3",
+      "50": "V1V1",
+      "51": "QSPI_SD3",
+      "52": "QSPI_SCLK",
+      "53": "QSPI_SD0",
+      "54": "QSPI_SD2",
+      "55": "QSPI_SD1",
+      "56": "QSPI_SS",
+      "57": "GND",
+      "58": "AUD_MCLK",
+      "59": "NC",
+      "60": "SPI_SCK1",
+      "61": "BATT_VIN_DIV3",
+      "62": "SPI_SDO1",
+      "63": "PWM0",
+      "64": "SPI_SDI1",
+      "65": "G9",
+      "66": "AUD_IN",
+      "67": "SPI_SCK1",
+      "68": "AUD_OUT",
+      "69": "UART_RX2",
+      "70": "UART_RX2",
+      "71": "G6",
+      "72": "G0",
+      "73": "G5",
+      "74": "V3V3",
+      "75": "G3",
+    }}
+  />
+)
@@ -0,0 +1,14 @@
+# SparkFun MicroMod RP2040 Processor
+
+This board definition includes the RP2040 microcontroller, Winbond W25Q128 Flash, and the MicroMod Edge Connector.
+
+## Implementation Details
+- **MicroMod Edge Connector (J1):** Placed at (0, -11) on Top layer.
+- **RP2040 (U3):** Placed at (0, 1) on Top layer.
+- **Flash (U1):** Placed at (0, 5) on Bottom layer.
+- **Dimensions:** 22mm x 22mm MicroMod form factor.
+
+## Schematic Note
+The `MicroModEdge` component has been simplified to use auto-layout for pins to ensure reliable schematic generation and avoid rendering issues.
+
+Matched to physical PCB layout.
@@ -0,0 +1,69 @@
+import type { ChipProps } from "@tscircuit/props"
+
+export const RP2040 = (props: any) => (
+  <chip
+    {...props}
+    name="U3"
+    footprint="qfn56"
+    pinLabels={{
+      "2": "GPIO0",
+      "3": "GPIO1",
+      "4": "GPIO2",
+      "5": "GPIO3",
+      "6": "GPIO4",
+      "7": "GPIO5",
+      "8": "GPIO6",
+      "9": "GPIO7",
+      "11": "GPIO8",
+      "12": "GPIO9",
+      "13": "GPIO10",
+      "14": "GPIO11",
+      "15": "GPIO12",
+      "16": "GPIO13",
+      "17": "GPIO14",
+      "18": "GPIO15",
+      "19": "TESTEN",
+      "20": "XIN",
+      "21": "XOUT",
+      "24": "SWCLK",
+      "25": "SWDIO",
+      "26": "RUN",
+      "27": "GPIO16",
+      "28": "GPIO17",
+      "29": "GPIO18",
+      "30": "GPIO19",
+      "31": "GPIO20",
+      "32": "GPIO21",
+      "34": "GPIO22",
+      "35": "GPIO23",
+      "36": "GPIO24",
+      "37": "GPIO25",
+      "38": "GPIO26/ADC0",
+      "39": "GPIO27/ADC1",
+      "40": "GPIO28/ADC2",
+      "41": "GPIO29/ADC3",
+      "43": "ADC_VDD",
+      "44": "LDO_IN",
+      "45": "LDO_OUT",
+      "46": "USB_D-",
+      "47": "USB_D+",
+      "48": "USB_VDD",
+      "51": "QSPI_SD3",
+      "52": "QSPI_SCLK",
+      "53": "QSPI_SD0",
+      "54": "QSPI_SD2",
+      "55": "QSPI_SD1",
+      "56": "QSPI_!CS!",
+      "57": "GND", // EPAD
+      // Power Groups
+      "1": "VDDIO",
+      "10": "VDDIO",
+      "22": "VDDIO",
+      "33": "VDDIO",
+      "42": "VDDIO",
+      "49": "VDDIO",
+      "23": "VDD_1V1",
+      "50": "VDD_1V1",
+    }}
+  />
+)