NYU_6463_Processor_Design_VHDL

Implementation of 32 bit processor in VHDL

Apart from designing the specified processor, the complete RC5 encryption decryption algorithm was also implemented on the processor designed.

The report of the project can be found at ACHD project.pdf

Name		Name	Last commit message	Last commit date
Latest commit History 6 Commits
ACHD Project.pdf		ACHD Project.pdf
ALU.vhd		ALU.vhd
DMEMPKG.vhd		DMEMPKG.vhd
DataMem.vhd		DataMem.vhd
Decoder.vhd		Decoder.vhd
Hex2SevenSegConverter.vhd		Hex2SevenSegConverter.vhd
InstMem.vhd		InstMem.vhd
MUX.vhd		MUX.vhd
Main.vhd		Main.vhd
ProgCounter.vhd		ProgCounter.vhd
ProgramCounter.vhd		ProgramCounter.vhd
RC5_Assembly.txt		RC5_Assembly.txt
RC5_MachineCode.txt		RC5_MachineCode.txt
README.md		README.md
RFPKG.vhd		RFPKG.vhd
RegisterFile.vhd		RegisterFile.vhd
main.bit		main.bit
nexys4ddr.ucf		nexys4ddr.ucf
outputrc5.txt		outputrc5.txt

Provide feedback