Skip to content

Latest commit

 

History

History
14 lines (12 loc) · 796 Bytes

README.md

File metadata and controls

14 lines (12 loc) · 796 Bytes

Bus-debug

Simulation and debugging of communication interface module based on FPGA

interface state interface state
I2C alt text CAN alt text
SPI alt text AXI4 alt text
UART alt text Eth alt text
One-wire alt text HSST alt text
RS232 alt text LVDS alt text
USB alt text PCIE alt text