Skip to content
View zhoujingjingjing's full-sized avatar
  • Central South University
  • Changsha,Hunan Province

Highlights

  • Pro

Block or report zhoujingjingjing

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Embedded-Integrated-Project Embedded-Integrated-Project Public

    Forked from DXT-parsifal/Embedded-Integrated-Project

    嵌入式综合项目:STM32F407基于ARM Cortex-M4处理器,QT5.9.9客户端,TCP、MQTT通信,JSON通信规则,云服务器Linux操作系统,MySQL数据存储转发

    C 1

  2. GROL-OS GROL-OS Public

    Forked from GuoYS0010/GROL-OS

    a riscv64 os on LicheePi4A

    C

  3. XT_RISC-V_Soc XT_RISC-V_Soc Public

    Forked from XuanTongYao/XT_RISC-V_Soc

    一个极其简易的RV32I指令集单核MCU,用户级与特权级支持,仅运行机器模式。

    SystemVerilog

  4. RISCV-Team5 RISCV-Team5 Public

    Forked from parthak314/RISCV-Team5

    RISC-V 32I CPU designed as part of the instruction set architecture (ISA) module for 2nd year EIE at Imperial College London.

    C++

  5. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

    Assembly

  6. learn-fpga learn-fpga Public

    Forked from BrunoLevy/learn-fpga

    Learning FPGA, yosys, nextpnr, and RISC-V

    C++