Skip to content

Air/src/cpu #23

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
this-vishalsingh wants to merge 24 commits into
base: main
Choose a base branch
from
Open

Air/src/cpu #23

Changes from all commits
Commits
Show all changes
24 commits
Select commit Hold shift + click to select a range
4c51df1
feat: implement `load_byte_constraint` with byte decomposition, selec…
Shivannsh Dec 12, 2025
e2842c4
feat: implement load_halfword_constraint with sign extension and add …
Shivannsh Dec 12, 2025
ad10841
feat: Refactor `load_word_constraint` to operate on 32-bit word limbs…
Shivannsh Dec 12, 2025
fe8d7d2
feat: Implement `load_byte_unsigned_constraint` constraint with byte…
Shivannsh Dec 13, 2025
29fc187
feat: correctly implement `load_halfword_unsigned_constraint` with fu…
Shivannsh Dec 13, 2025
6d483de
feat: implement full `store_byte_constraint` logic with byte decompos…
Shivannsh Dec 13, 2025
b441781
feat: Implement `store_halfword_constraint` with detailed halfword de…
Shivannsh Dec 13, 2025
ba41489
refactor: Update `store_word_constraint` to use two M31 limbs for wor…
Shivannsh Dec 13, 2025
96fa7a2
refactor: reimplement `word_alignment_constraint` to use bit decompos…
Shivannsh Dec 13, 2025
3c59a8d
feat: implement `halfword_alignment_constraint` using witness values …
Shivannsh Dec 13, 2025
9eb888e
feat: Implement full 64-bit MUL constraint verification using 16-bit …
Shivannsh Dec 13, 2025
edf0119
feat: Implement `mulh_constraint` with correct signed multiplication …
Shivannsh Dec 13, 2025
dc34c40
feat: reimplement `mulhsu_constraint` for signed-unsigned high multip…
Shivannsh Dec 13, 2025
b0fe32b
feat: implement `mulhu_constraint` with full unsigned high multiplica…
Shivannsh Dec 13, 2025
bbaa75e
feat: Add full 32-bit signed division constraints to `div_constraint`…
Shivannsh Dec 13, 2025
202d63b
feat: Implement full 64-bit unsigned division (DIVU) `divu_constrain…
Shivannsh Dec 13, 2025
678b368
feat: Implement detailed `rem_constraint` logic by adding witness var…
Shivannsh Dec 13, 2025
8ce429d
feat: Implement detailed multi-constraint verification for unsigned r…
Shivannsh Dec 13, 2025
379da68
refactor: Update `beq_constraint` to use an IsZero gadget for equalit…
Shivannsh Dec 14, 2025
48e1a14
refactor: reimplement `bne_constraint` using IsZero gadgets and add a…
Shivannsh Dec 14, 2025
69c2f79
feat: implement full constraint logic for `blt_constraint` and `bge_c…
Shivannsh Dec 15, 2025
f0157de
feat: Refactor `bltu_constraint` and `bgeu_constraint` to use explici…
Shivannsh Dec 15, 2025
68745c2
refactor: update `jal_constraint` to accept split rd_val limbs and re…
Shivannsh Dec 15, 2025
2427498
feat: Refactor `jalr_constraint` to use limb-based register values an…
Shivannsh Dec 16, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Loading