-
Notifications
You must be signed in to change notification settings - Fork 49
Issues: intel/intel-xpu-backend-for-triton
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
2D block IO base address alignment are more restricted to 64 instead of 16.
bug
Something isn't working
#3373
opened Feb 7, 2025 by
chengjunlu
ProTip!
Exclude everything labeled
bug
with -label:bug.