-
Notifications
You must be signed in to change notification settings - Fork 18
Verilog: distinguish packed and unpacked arrays #412
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
9f0614b
to
1379aa5
Compare
07af57a
to
cfde596
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
It is a bit surprising that this PR only adds KNOWNBUG tests. Is the case that with the new ability to distinguish we can just identify what we don't support, but add any new support?
else | ||
array_subtype = array_type(src_subtype, element_type); | ||
|
||
const exprt final_size_expr = from_integer(size, natural_typet()); |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
In #407 the type was changed to integer_typet
. (And this is now a git conflict that requires resolving.)
cfde596
to
bd76093
Compare
This adds two new IDs to distinguish packed and unpacked arrays in the Verilog parse tree.
This removes the net_name rule, and makes the assignment in the net_decl_assignment rule optional, to match SystemVerilog 1800-2017.
This moves the verilog_typecheckt::array_type method to verilog_typecheck_exprt, together with the other type conversion methods.
bd76093
to
0844c0b
Compare
This adds two new IDs to distinguish packed and unpacked arrays in the Verilog parse tree.